Charge Transfer Inefficiency in Pinned Photodiode CMOS image sensors: Simple Montecarlo modeling and experimental measurement based on a pulsed storage-gate method by Pelamatti, Alice et al.
 Any correspondence concerning this service should be sent to the repository 
administrator: staff-oatao@listes-diff.inp-toulouse.fr 
 
Open Archive TOULOUSE Archive Ouverte (OATAO)  
OATAO is an open access repository that collects the work of Toulouse researchers and 
makes it freely available over the web where possible.  
This is an author-deposited version published in: http://oatao.univ-toulouse.fr/ 
Eprints ID: 17300 
To cite this version: Pelamatti, Alice and Goiffon, Vincent and Chabane, Aziouz and 
Magnan, Pierre and Virmontois, Cédric and Saint-Pé, Olivier and Breart de Boisanger, 
Michel Charge Transfer Inefficiency in Pinned Photodiode CMOS image sensors: Simple 
Montecarlo modeling and experimental measurement based on a pulsed storage-gate 
method. (2016) Solid-State Electronics, vol. 125. pp. 227-233. ISSN 0038-1101 
To link this article: http://dx.doi.org/10.1016/j.sse.2016.05.009 
 
Charge Transfer Inefficiency in Pinned Photodiode CMOS image sensors:
Simple Montecarlo modeling and experimental measurement based on a
pulsed storage-gate method⇑ Corresponding author.
E-mail address: alice.pelamatti@gmail.com (A. Pelamatti).
1 The authors would like to thank CNES and Airbus Defence and Space for
supporting the Ph.D of A. Pelamatti. 2 For example if the timing diagram includes a ‘‘dump phase”.Alice Pelamatti a,⇑,1, Vincent Goiffon a, Aziouz Chabane a, Pierre Magnan a, Cédric Virmontois b,
Olivier Saint-Pé c, Michel Breart de Boisanger c
a ISAE-Supaero, Université de Toulouse, Image Sensor Research Team, Toulouse 31055, France
bCentre National d’Etudes Spatiales (CNES), Toulouse 31400, France
cAirbus Defence and Space, Toulouse 31030, France
a b s t r a c tKeywords:
CMOS image sensor
Pinned Photodiode
Charge Transfer Inefficiency
Transfer timeThe charge transfer time represents the bottleneck in terms of temporal resolution in Pinned Photodiode
(PPD) CMOS image sensors. This work focuses on the modeling and estimation of this key parameter. A
simple numerical model of charge transfer in PPDs is presented. The model is based on a Montecarlo sim-
ulation and takes into account both charge diffusion in the PPD and the effect of potential obstacles along
the charge transfer path. This work also presents a new experimental approach for the estimation of the
charge transfer time, called pulsed Storage Gate (SG) method. This method, which allows reproduction of
a ‘‘worst-case” transfer condition, is based on dedicated SG pixel structures and is particularly suitable to
compare transfer efficiency performances for different pixel geometries.1. Introduction
Thanks to their outstanding performances, Pinned Photodiode
CMOS Image Sensors (PPD CIS) [1] are currently the main image
sensors technology for both commercial and scientific applications.
A schematic drawing of a four-transistors PPD pixel is shown in
Fig. 1. The Pinned Photodiode (PPD) [2,3] is a buried channel pho-
todiode, formed by a double p + np junction, where the p+ implant,
also referred to as pinning-implant, pins the surface at the sub-
strate potential. The PPD is associated to a Floating Diffusion
(FD), to a Transfer Gate (TG) and to three other transistors (T1,
T2 and T3, respectively). The FD is responsible for the conversion
of the signal from the charge domain to the voltage domain, the
TG is used to isolate/connect the PPD from/to the FD (depending
on the applied TG biasing voltage), T1 is used to reset the FD poten-
tial, T2 is in source follower configuration, enabling a low impe-
dance readout of the pixel output, whereas T3 corresponds to the
column selection transistor.
PPD CIS are based on a transfer of charge. During light integra-
tion, the TG is turned off and the photo-generated carriers are col-lected and stored in the PPD. At the end of integration, the TG is
turned on and the PPD charge is transferred to the FD, resulting
in a decrease of the FD potential which is proportional to the
amount of transferred charge. The TG is then turned off again
and a new light integration phase can start. The peculiar structure
of the PPD does not only result in a very low dark current (by iso-
lating the PPD from the SiO2–Si interface-states), but also limits the
maximum deviation of the PPD potential from equilibrium, which
is reached at the end of the transfer phase. The presence of this
‘‘potential floor”, often referred to as pinning voltage [4,5] enables
true charge transfer from the PPD to the FD (or to another buried
channel), whereas in standard photodiodes (formed by a simple
pn junction) only charge sharing between two capacitances is pos-
sible [2]. Typical readout timing diagrams and an exhaustive
description of PPD CIS operation principle are detailed in [1].
If the TG ‘‘on-time” is not long enough to ensure that all photo-
carriers have been successfully transferred to the FD, the charge
remaining in the PPD results either in charge lag [6], or in charge
loss2 (and therefore in non-linearities). As discussed in this work,
the efficiency of the charge transfer process is a key performance
parameter, which can be critical for applications which require pixel
pitches of several tens of lm. Examples of such applications are
Fig. 1. (a) Schematic drawing of a PPD- based pixel.space applications, for which large pixel-pitches can be required for
optical constraints [7], or medical applications (such as X-ray detec-
tors) where large pixels are required to ensure a high dynamic range
and a good coupling with the scintillator crystals [8]. For this reason,
it is important to be able:
 to predict temporal performances for a given pixel design;
 to measure and ‘‘fairly” compare temporal resolution perfor-
mances for different pixel designs;
This study focuses on the modeling and measurement of charge
transfer time in PPD CIS. Section 2 addresses the numerical model-
ing (Montecarlo simulation) of charge transfer in large rectangular
PPDs and discusses the definition of charge transfer time and
Charge Transfer Inefficiency. Section 3 presents a new method,
supported by experimental data, to measure charge transfer per-
formances of PPD CIS for a ‘‘worst-case scenario”. The proposed
method is based on a double gate structure and is particularly suit-
able to compare the CTI for different pixel geometries. With respect
to [9], this work presents a more in-depth analysis of the defini-
tion, modeling and measurement of charge transfer time in PPD
CIS. New experimental results, such as the effect of the PPD charge
density on the charge transfer time are also presented.3 Corresponding to the maximum PPD potential variation in large photodiodes.2. Modeling of charge transfer
Charge transfer mechanisms in Charge Couple Devices have
been broadly studied in the past decades [10–14]. Three main
transfer mechanisms are accounted for the charge transfer behav-
ior: thermal diffusion, fringing fields and self-induced drift [10]. If
carriers encounter potential obstacles on the transfer path (e.g. a
potential ‘‘pocket” or a potential ‘‘bump”), thermionic emission of
electrons across these potential barriers should also be taken for
the modeling of charge transfer. Charge transport in PPDs has
many similarities with CCDs, as it also involves the transfer of
one carrier type (electrons and more recently holes [15]) from
one potential well (the PPD buried well) to a second potential well
(the FD), and eventually to a third [16]. In addition, like in CCDs,
very different CTI performances can be obtained depending on
the pixel design and on the fine tuning of the technological process.
As discussed in [17], charge transfer can also be affected by carrier
loss under the TG due to the recombination of electrons with holes
which have been trapped during the charge integration phase
(while TG is off) and which are quickly emitted in the TG channel
as soon as the TG is turned on.
Charge transfer efficiency has been studied in the literature
with very different approaches. The models discussed in [6,18]and more recently in [19] mainly focus on the effect of potential
obstacles on charge transfer, but do not investigate the effect of
charge motion within the PPD. These studies are based on a Mon-
tecarlo (MC) simulation approach, a mathematical probabilistic
approach and an iterative method, respectively. In [20,21] charge
transfer is simulated using TCAD. In particular, in [20] charge diffu-
sion is estimated for different PPD lengths (where it is assumed
that charge is uniformly distributed in the PPD before transfer).
Despite being the most ‘‘realistic” approach, TCAD simulations
have many limitations when it comes to study charge transfer effi-
ciency. Firstly, one needs to have access to very detailed technolog-
ical information, as fringing fields and potential pockets/barriers
strongly depend on the design of the PPD-TG interface. Secondly,
in order to take into account phenomena such as self-induced drift
fields and geometrically induced drift fields [22], a 3D TCAD simu-
lation is necessary, which can be extremely time consuming given
the very fine mesh and simulation time step required to observe
the transfer of the last electrons, which are the critical ones in
high-end applications. Thirdly TCAD simulations do not allow to
‘‘follow” the transfer of single electrons, and it is not trivial to state
when the PPD can be considered as ‘‘empty” (for example the
charge density corresponding to one single electron depends on
the PPD size). Finally it does not enable investigation of the effect
of single transfer mechanisms. For example, activating or deacti-
vating the contribution of a potential barrier without changing
the overall PPD-TG structure can be rather challenging.
On the other hand, despite requiring some important assump-
tions and simplifications (and therefore being less ‘‘realistic”), a
simplified approach such as a MC simulation, allows to study,
understand and de-correlate the different mechanism assisting
charge transfer without the need of an in-depth knowledge of
the technological process. In particular, each transfer mechanism
can be easily ‘‘turned on” or ‘‘turned off” during the investigation,
allowing to identify the typical ‘‘signature” of each mechanism on
the Charge Transfer Inefficiency (CTI) curve. This can be of great
help to identify the phenomenon limiting CTI in a particular device,
especially when the latter had not been foreseen during pixel
design (for example due to process deviations or process uncer-
tainties). Furthermore a MC approach allows easy and simple mod-
eling of the transfer for single electrons depending on their initial
position at the beginning of charge transfer. Therefore, MC model-
ing can provide a good tool to understand and easily model the
charge transfer physics.
Based on the previous discussion, in this work, it has been cho-
sen to investigate charge transfer based on the MC of the random
walk of single carriers in the PPD, where electron thermal motion
(which results in charge diffusion at a macroscopic scale) is mod-
eled in 1D as in [23]. In particular it is assumed that after each time
interval Dt, a carrier moves of a random step:
Dx ¼ 
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
Dt2Dn
p
ð1Þ
with Dn the electron diffusion coefficient in the PPD. Here, only the
effect of charge diffusion and potential obstacles are discussed, as
they are the main mechanisms affecting charge transfer in long
photodiodes. This simplification is based on the fact that the maxi-
mum electric field that can be generated within the PPD is limited
by the PPD intrinsic pinning voltage,3 which is often of the order
of 1 V (or lower) to ensure optimum charge transfer toward the
FD. Its validity can however be easily extended to take into account
charge transfer speed enhancement due to fringing fields,
electrostatic-repulsion or to additional engineered drift fields
[22,24–28] by introducing a drift component at each time step of
the simulation.
Fig. 2. Schematic potential diagram of a PPD pixel. The drawing also includes initial
conditions and boundary conditions used in the Montecarlo simulation of the
random walk of carriers in the PPD. LPPD corresponds to the PPD length.
(a)
(b)
Fig. 3. (a) Histogram of the time required to transfer 1000 electrons in a 16 lm PPD
(Montecarlo simulation) assuming a diffusion coefficient. (b) Simulated CTI curves
for different PPD lengths. In both simulations, Dn ¼ 19 cm2=s and Ub ¼ 0 V (no
potential barrier at the PPD-TG interface.
Fig. 4. Simulated CTI for a 2 lm long PPD for increasing potential barrier heights Ub
(the potential obstacle is located at x ¼ LPPD).Fig. 2 shows a schematic potential diagram of a PPD pixel, with
the initial conditions and boundary conditions used in the Monte-
carlo simulation. In particular, the model is based on the following
hypothesis:
 In order to reproduce a ‘‘worst-case” charge transfer condition,
it is assumed that electrons are initially located at the far end of
the PPD with respect to the TG (x ¼ 0).
 It is also assumed that the PPD end wall and the PPD-TG inter-
face behave as a perfect reflecting wall and a perfect absorbing
wall, respectively.
 The model also takes into account the presence of a potential
obstacle (potential barrier) of height Ub at the PPD-TG interface
(x ¼ LPPD). In particular it is assumed that when reaching the
absorbing wall x ¼ LPPD, electrons can either cross the barrier
by thermionic emission [29] (and therefore be considered as
‘‘transferred”), or ‘‘bounce” on the barrier and continue their
random walk in the PPD. The probability pcross of having a suffi-
ciently high energy to cross the barrier is an exponential func-
tion of Ub [29]:4 Here, only a short PPD is simulated due to the very long simulation times for largepcross ¼ expðUb=uthÞ ð2Þwith uth the thermal voltage.
 Finally, for simplicity reasons, the PPD potential is assumed to
remain constant during transfer, which is a valid hypothesis
when considering the transfer of the last electrons, which rep-
resents the slowest and most critical phase of charge transfer.
PPD potential variations should however be included in the
model when modeling the transfer of the first transferred
electrons.
2.1. Definition of Charge Transfer Inefficiency and charge transfer time
Ideally one would like to estimate the time required to transfer
an electron to the FD as a function of its initial position, obtaining a
‘‘mapping” of the transfer time. Fig. 3a shows the histogram of the
transfer times obtained from the simulation of the random walk of
1000 electrons (all starting from the end of the PPD at x ¼ 0) in a
16 lm long PPD (assuming Ub ¼ 0 V). As can be observed, it is
not possible to identify a unique transfer time value for the simu-
lated structure, as it is not a deterministic parameter. It is impor-
tant to keep in mind this statistical behavior, especially when
single photon resolution is targeted. In particular, one should be
aware that, even if the device enables a sensitivity of a few elec-
trons and has a 100% quantum efficiency, the collected carriers,
when considered singularly, might all reach the FD in one frame,
and not in the following frame. This charge transfer uncertainty
(noise) is an additional contribution with respect to the noise
sources studied in [6]. For this reason, charge transfer perfor-
mances are usually studied in terms of Charge Transfer Inefficiency
(CTI), which is defined as:
CTI ¼ 1 Qout
QPPD
ð3Þ
with Qout the charge that is successfully transferred (on average)
from the PPD to the FD and QPPD the charge in the PPD before trans-
fer. Example of simulated CTI curves are shown in Fig. 3b. Based on
this definition, in this work the ‘‘transfer time” of a PPD pixel is
defined as the minimum TG ‘‘on-time” required to reach a given
CTI level.
2.2. Effect of potential obstacles
Fig. 4 shows the CTI curve simulated for a 2 lm PPD in a pure
diffusion regime, with and without the presence of a potential bar-
rier Ub at the PPD-TG interface.4 As shown in the figure, the pres-
ence of a potential obstacle results in a worsening of the transfer
time of several orders of magnitude. It can also be observed that at
small Ub values (0:1 V), there is only a limited CTI shift with respectUb values.
to the zero barrier condition, since transfer is still mainly limited by
diffusion. A non-optimum tuning of the TG and PPD doping implants
can therefore strongly limit temporal resolution performances of
PPD CIS. Note that in this simulation the PPD potential (and there-
fore the potential barrier seen by electrons) is considered constant
during transfer. As discussed at the beginning of this section this
assumption is valid when the initial PPD charge density is low (a
few tens/hundreds of electrons per lm2), if not, a more realistic
modeling of the effect of potential obstacles can be obtained by
means of an iterative recalculation of the PPD potential such as in
[19].Fig. 6. (a) Schematic drawing of a Storage Gate (SG) pixel. For simplicity, the reset
transistor, the source follower transistor and the column selection transistor are not
represented. (b) Schematic potential diagram of the SG during charge integration
phase. (c) Schematic potential diagram of the SG at the beginning of charge transfer
(charge injection phase).
Fig. 7. Timing diagram for the proposed CTI estimation method. T INT represents the
integration time during which charges can be stored under the SG.3. Experimental measurement of Charge Transfer Inefficiency
Comparing temporal resolution performances of pixels with dif-
ferent sizes and geometries is not a trivial task, as the outcome can
be very different depending on how measurements are performed.
A common solution to measure CTI consists in measuring the out-
put charge as a function of the TG pulse width [30]. This approach
has two main limitations: first, very short TG pulses can hardly be
implemented without distorting the TG signal (therefore CTI can
often not be observed for transfer times of the order of a few ns);
secondly, the initial PPD charge distribution is strongly affected
by the pixel geometry. As a result, different pixel designs might
not always be ‘‘comparable”. For example, designing triangular/-
trapezoidal PPDs is a particularly widespread solution to induce a
drift field in the PPD (by geometrical modulation of the PPD poten-
tial [22]). In order to correctly size the device, one might wish to
monitor the transfer time as a function of the PPD geometry (e.g.
to identify the maximum PPD width for which the PPD local poten-
tial can be modulated). However, as schematized in Fig. 5, in trape-
zoidal PPDs, charge will be always, on average, closer to the TG
with respect to rectangular PPDs. Therefore, one can observe an
enhancement of the transfer speed with the PPD geometry even
when the PPD electric field is zero.
3.1. Pulsed Storage Gate method
In order to ‘‘fairly” compare these structures, in this work it is
proposed to measure CTI performances based on Storage Gate
(SG) pixels such as the one schematized in Fig. 6a. These pixels
are very similar to standard 4T PPD CIS pixels except for an addi-
tional SG located at opposite side of the PPD with respect to the
TG. The timing diagram used during the measurements is shown
in Fig. 7. During the charge integration phase, electrons are
accumulated under the SG by applying a positive biasing poten-
tial (VSG ¼ 3:3 V here). To modulate the charge stored under
the SG, the experimental set-up also includes a LED (here
kLED ¼ 540 nm), which is pulsed-on during charge integration
(Fig. 6b). The amount of stored electrons can therefore be tuned
depending on the SG size, on the SG biasing potential and on theFig. 5. Schematic drawing of the charge distribution in a rectangular PPD and in a
trapezoidal PPD. Depending on the pixel shape, charge can be, on average, more or
less close to the TG, resulting in an enhancement of the transfer efficiency even for a
zero drift field.intensity and width (thiLED) of the LED pulse. Before the transfer
phase, the TG is turned-on for 100 ls to fully empty the PPD, then
is turned-off to sample the reference (V ref ) and pulsed on again.
The charge stored under the SG is then injected in the PPD by puls-
ing the SG off (Fig. 6c). In order to reproduce the confinement effect
of the PPD end-wall, during transfer the SG is biased in accumula-
tion mode (VSG ¼ 0:4 V here). As long as the TG is on, injected
electrons can diffuse in the PPD and reach the FD. Then the TG is
turned off and the signal (V sig) is sampled. The amount of trans-
ferred charge Qout is estimated as:Qout ¼
V ref  V sig
CVF
ð4Þwith CVF the charge to voltage conversion factor.
To measure Qout as a function of the transfer time, one can sim-
ply vary the delay Dt between the falling edges of the SG signal and
the TG signal, respectively (Fig. 7). To estimate the CTI, one also
needs to estimate the total charge in the PPD before transfer. In this
Fig. 8. Measured CTI curves as a function of the delay between the falling edges of
the SG and TG signals for different PPD lengths on dedicated SG pixels.
Fig. 9. Charge transfer time estimated from the measurements in Fig. 8 to reach a
CTI of 0.01 as a function of the PPD length.
Fig. 10. (a) Schematic PPD potential diagram representing the effect of the PPD
charge density on the potential barrier experienced by electrons during transfer. (b)
Measured CTI curves as a function of the delay between the falling edges of the SG
and TG signals for LPPD ¼ 16 lm and LPPD ¼ 32 lm for two different initial PPD
charges QPPD2  2 QPPD1 (corresponding to two different LED pulse widths, thiLED).work the reference charge QPPD corresponds to the Qout measured
for a delay of Dt ¼ 90 ls.
The pulsed SG method has several advantages with respect to
the measurement based on the sweeping of the TG pulse width:
 It reproduces a worst case transfer conditions (as carriers are
initially located at the far end of the PPD with respect to the TG).
 The initial amount of injected charge does not depend on the
PPD geometry (only on the SG geometry).
 It does not require very short TG pulses (as transfer time is
swept changing the delay between two falling edges). Therefore
the CTI can be observed down to transfer times as short as the
minimum SG and TG signals fall time.
3.2. Device under test
A 32 1 SG pixel array has been realized in a commercially
available 0:18 lm PPD CIS technology. The array is divided into
four 1 8 sub-arrays with increasing PPD lengths:
4 lm; 8 lm; 16 lm and 32 lm. All PPDs are 5 lm wide. The CVF
is about 10 lV=e for all the tested pixels. The TG is 5 lm wide
and 0:7 lm long. The SG size is 0:3 lm 5 lm.
3.3. Experimental results
Fig. 8 shows the CTI experimental curves obtained for different
PPD lengths. Both the VTG and VSG signals vary between 3.3 V
(pulse high level) and 0.4 V (pulse low level). The LED pulse is
100 ls long. Data have been averaged over 400 acquisitions on
the 8 pixels forming each sub-array. Measurements have been
obtained at room temperature in the dark. As expected from sim-
ulations, we observe a shift of the CTI curve toward higher transfer
times when LPPD is increased. Furthermore, as shown in Fig. 9, the
transfer time corresponding to a 0.01 CTI5 increases as the square of
the PPD lengths, which is in accordance with the diffusion law. How-
ever, by looking at the absolute value of the transfer time, it can be
observed that charge transfer is much slower than the one predicted
by the MC model in a pure diffusion regime (two orders of magni-
tude larger here).
Based on several iterations of the RW MC model for different
initial conditions (such as for different diffusion coefficients and
potential barrier heights) it has been concluded that this slow
transfer can only be explained by the presence of a potential obsta-
cle along the charge transfer path (as no realistic diffusion coeffi-
cients could slow down the transfer that much). In the following
section, this hypothesis is investigated by presenting CTI curves
measured for different experimental conditions.
3.4. Effect of PPD charge density
During transfer, as the PPD is being emptied of carriers, its
potential increases, until reaching the pinning voltage. As a result,
the barrier seen by electrons also increases as a function of the
electron density in the PPD (Fig. 10a). In particular, the larger the
charge density, the faster the transfer in the first instants. Since
CTI is a normalized quantity, for a given CTI level and given SG
pixel geometry, a smaller transfer time is expected for a larger ini-
tial PPD charge in the presence of potential obstacle. The hypothe-
sis of potential barrier-limited transfer is supported by the
experimental curves in Fig. 10b, which show the average CTI mea-
sured on 16 lm and 32 lm long SG pixels for two different initial
PPD charges QPPD2  2 QPPD1. As can be observed, in the 16 lm5 For noise reasons transfer time cannot be correctly estimated here at a CTI level of
0.001.pixels the difference in the PPD charge density for QPPD1 and
QPPD2 is large enough to affect the potential barrier experienced
by carriers during transfer, whereas the CTI behavior is almost
unchanged in the 32 lm long pixels. Note that a transfer speed
enhancement measured at a higher charge density could also be
Fig. 11. TCAD simulation of the potential distribution at the PPD-TG interface for
two different VHITG biasing levels (2:7 V and 4 V, respectively). As it can be observed,
increasing the TG biasing potential results in a reduction of the potential barrier
between the PPD and the TG channel.
Fig. 12. (a) Schematic PPD potential diagram representing the effect of the TG
channel potential on the potential barrier at the PPD-TG interface. (b) Measured CTI
curves as a function of the delay between the falling edges of the SG and TG signals
for three different VHITG values.due to the contribution of the electrostatic repulsion between car-
riers (self-induced drift). However, the charge densities involved in
these measurements (a few hundreds of electrons per lm2) are
low enough to neglect these additional phenomena.3.5. Effect of TG biasing potential
Fig. 11 shows the potential distribution at the PPD-TG interface
simulated in TCAD for two different VHITG levels. In particular, it is
shown that the potential barrier observed at the PPD-TG interface
for VHITG ¼ 2:7 V becomes negligible if a larger potential is applied
to the TG (VHITG ¼ 4 V here). Therefore, the effect of potential
obstacles can be reduced by modulating the TG channel potential
(a schematic representation of this leveling effect is shown in
Fig. 12a). As a result, a possible approach to verify whether in a
specific device charge transfer is mainly limited by the presence
of a potential obstacle, consists in measuring the CTI at different
VHITG values. Fig. 12b shows the CTI curve measured on 8 lm long
SG pixels for different TG biasing potentials during transfer. As can
be observed, charge transfer efficiency is enhanced for larger VHITG
even at typical TG biasing values (around 3:3 V here). These results,
together with the ones presented in Section 3.4, both support the
hypothesis of a potential barrier limited transfer.4. Conclusions
Understanding the mechanisms that limit charge transfer is
particularly critical for the design of high temporal resolution
PPD CIS detectors, where the maximum sampling frequency is lim-
ited by the time required to transfer the charge packet from the
PPD to the FD. This work presented a study on the estimation
and measurement of charge transfer time in PPD CIS. A simple
Montecarlo model of the random walk of carriers in the PPD has
been proposed. As this work focused on the phenomena limiting
charge transfer in long PPD pixels, only carrier diffusion within
the PPD and the effect of potential obstacles along the charge
transfer path have been included in the simulations. In small PPD
pixels, electron drift (induced by fringing fields, self-induced fields
or engineered drift fields) should also be taken into account by
introducing a drift component at each time step of the simulation.
This work also presented a new experimental method to mea-
sure transfer time on dedicated Storage Gate pixel arrays. The pro-
posed method enables CTI measurement with the same initial
amount of charge and initial charge distribution, regardless of
the PPD geometry. Based on this method, the effect of the PPD
length and of potential obstacles on the experimental charge trans-
fer behavior have been investigated. In this work only rectangular
PPDs have been tested, however this method can help comparing
CTI performances for more exotic PPD shapes, for different biasing
voltages and different charge levels.References
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